



HLVS • Hierarchical Layout Extractor and Layout Versus Schematic

dw-2000 HLVS is the gateway to advanced features such as electrical layout extraction and network comparison. As is true with all dw-2000 modules, HLE and LVS are well integrated with the dw-2000 programming environment (GPE) and easily customized to address a wide variety of problems. With these modules, you can easily implement extraction rules for any technology or application.


Hierarchical Layout Extraction

HLE is an electrical extractor that translates the physical geometric organization of a circuit layout into an electrical network (or netlist). Based on user defined relationship information, it proceeds to detect electrical components from the geometrical relationships of the layout. The extractor then generates a HSPICE netlist with device parameters and with or without parasitic devices.


Flat or Hierarchical Extraction

HLE allows you to choose between hierarchical or flat extraction. In the case of a hierarchical extraction, you can select which nested structures to instantiate as "leaf cells" in the netlist. This powerful feature allows the layout hierarchy to be different than the reference netlist hierarchy, thereby freeing you from having to apply the same hierarchy to your layouts.

Source Design



Extracted View showing devices and networks



Netlist with device parameters

```

D_FLOPckt x
*D_FLOP
-----
* dw-2000 Hierarchical Layout Extractor, ve
* Copyright Design Workshop Technologies 19
* Date: Mon Mar 23 12:12:57 2015
* Structure extracted: D_FLOP
* Netlist format: Spice
-----
.SUBCKT D_FLOP D CK CK/ Q Q/ Vdd Vss
M1 net1 CK/ D pmos L=2.000U W=8.000U
M2 Vdd net2 net4 pmos L=1.837U W=10.071U
M3 Vdd net1 net2 pmos L=2.000U W=8.000U
M4 net3 CK/ Q/ pmos L=2.000U W=6.000U
M5 net2 CK Q/ pmos L=2.000U W=8.000U
M6 Vdd Q net3 pmos L=2.000U W=8.000U
M7 Vdd Q/ Q pmos L=2.000U W=8.000U
M8 net4 CK net1 pmos L=2.000U W=8.000U
M9 net3 Q Vss nmos L=2.045U W=9.536U
M10 Vss Q/ Q nmos L=2.000U W=8.500U
M11 D CK net1 nmos L=2.000U W=8.000U
M12 net4 CK/ net1 nmos L=2.000U W=8.000U
M13 net3 CK Q/ nmos L=2.000U W=7.000U
M14 net4 net2 Vss nmos L=2.000U W=11.000U
M15 net2 net1 Vss nmos L=2.000U W=8.500U
M16 net2 CK/ Q/ nmos L=2.000U W=5.500U
.ENDS
.END

```

Spice options

- MOSFET length and width
- MOSFET area and perimeter
- BJT emitter area
- Resistor value
- Resistor model
- Resistor length and width
- Capacitor value
- Capacitor model
- Capacitor length and width
- Diode junction area
- Inductor as a subcircuit (X)
- Inductor parameters
- Inductor model

Merge

- Parallel resistors
- Parallel capacitors
- Parallel MOSFETs
- Only MOSFETs with identical gates
- Parallel BJTs
- Parallel FETs
- Series resistors
- Series capacitors
- Multi-Finger FET gates



HLVS

Optimize your yield with high quality verification software

HLE Highlights

- HLE commands are GPE-scriptable; hence usable in users' programs
- Generate Hierarchical or Flat netlists
- Parasitics extraction
 - Resistors
 - Overlap and Fringe Capacitors
 - User defined parasitic devices
- Electrical view representation and navigation
- Easy Net and Device navigation
- Flexible device extraction including:
 - Transistors (Bi-Polar, FET, MOS, ...)
 - Diodes
 - Resistors
 - Inductors
 - Capacitors
 - User defined device

LVS Highlights

- LVS support of HSPICE, EDIF and VERILOG
- Name-binding option for matching non symmetrical cell representations
- Matching tolerance
- Pin swapping control
- Ability to merge parallel and serial devices
- Exhaustive LVS reports
- Ambiguity depth search control for Net matching

dw-2000 Highlights



- Native 64bit editions for increased speed and performance
- Hierarchical layout
- All-angle Boolean and resize
- Fully customizable
- Programming language environment
- Automatic layout generation
- Fully-featured
- Unlimited undo/redo
- View at different aspect ratios
- Snapping using Gravity
- Conversion to/from other formats
- Parametric Cells (P-Cells)

Layout Versus Schematic

LVS is a network comparator used to compare an electrical network extracted (using HLE) from a physical layout to a reference electrical network in order to detect a mismatch and therefore a physical layout error.


Locating Nets and Devices Easily

HLE also includes a navigator that allows you to easily highlight and trace networks and located devices. Combined with the LVS report, it is an easy way to locate and correct electrical problems.



Pin Swapping

By using the options or a mapping file, you can specify that certain device pins are interchangeable, for example, the two inputs of a "NAND".



Allowing Acceptable Differences

Due to certain process rules, it is sometimes impossible to re-create certain devices perfectly. Instead of modifying the original reference netlist, you can specify options and tolerance values in order to allow for acceptable differences between the two netlists.